

ABSTRACT

A low power a reconfigurable processor core includes one or more processing units, each unit having a clock input that controls the performance of the unit; and a controller having a plurality of clock outputs each coupled to the clock inputs of the 5 processing units, the controller varying the clock frequency of each processing unit to optimize power consumption and processing power for a task.